2019-07-29 17:13:47 +00:00
|
|
|
\chapter{\label{design}Design}
|
|
|
|
|
Description of the theory/software/hardware that you designed.
|
|
|
|
|
%** Design.tex: How was the problem attacked, what was the design
|
|
|
|
|
% the architecture
|
|
|
|
|
|
2019-07-31 08:50:30 +00:00
|
|
|
Maybe figures here? controller,
|
2019-07-31 09:30:56 +00:00
|
|
|
|
2019-08-04 07:04:01 +00:00
|
|
|
\section{\label{Design:General}General}
|
2019-08-04 10:58:17 +00:00
|
|
|
There are a variety of possible network layouts for realising
|
|
|
|
|
NAT64. In this thesis two different layouts where taken into account:
|
|
|
|
|
routed translation and transparent in network translation.
|
|
|
|
|
|
2019-08-04 07:04:01 +00:00
|
|
|
\section{\label{Design:BMV2}BMV2}
|
|
|
|
|
|
2019-08-04 10:58:17 +00:00
|
|
|
|
2019-07-31 09:30:56 +00:00
|
|
|
\section{\label{Design:NetPFGA}NetFPGA}
|
|
|
|
|
|
|
|
|
|
Netpfga live,
|
|
|
|
|
Vivado
|
|
|
|
|
SDNET
|
|
|
|
|
xx k lines of supporting code
|
