Add timings to netpfga compile step
This commit is contained in:
parent
55a363055b
commit
f8f8c3681c
1 changed files with 9 additions and 0 deletions
|
@ -8,9 +8,11 @@ read something
|
|||
|
||||
# Step 1..3: create code
|
||||
# Step 4:
|
||||
date
|
||||
cd $P4_PROJECT_DIR && make
|
||||
|
||||
# Step 5
|
||||
date
|
||||
cd $P4_PROJECT_DIR/nf_sume_sdnet_ip/SimpleSumeSwitch && ./vivado_sim.bash 2>&1 | tee LOG
|
||||
|
||||
expected_line=$(grep ^expected LOG | sed -e 's/.*= <//' -e 's/.*= (//')
|
||||
|
@ -27,18 +29,23 @@ if [ "$expected_line" != "$actual_line" ]; then
|
|||
fi
|
||||
|
||||
# Step 6: calls ${SUME_SDNET}/bin/gen_config_writes.py and generates SOMETHING
|
||||
date
|
||||
cd $P4_PROJECT_DIR && make config_writes
|
||||
|
||||
# Step 7: copies directory SDNET_OUT_DIR to TARGET and copies other dirs
|
||||
date
|
||||
cd $P4_PROJECT_DIR && make uninstall_sdnet && make install_sdnet
|
||||
|
||||
# Step 8: copies "config_writes.py" to the current dir - related to step 6
|
||||
date
|
||||
cd $NF_DESIGN_DIR/test/sim_switch_default && make
|
||||
|
||||
# Step 9
|
||||
date
|
||||
cd $SUME_FOLDER && ./tools/scripts/nf_test.py sim --major switch --minor default
|
||||
|
||||
# Step 10: long compile step
|
||||
date
|
||||
if [ "$something" = no ]; then
|
||||
:
|
||||
else
|
||||
|
@ -48,11 +55,13 @@ fi
|
|||
# Step 11: (nothing to be done)
|
||||
|
||||
# Step 12:
|
||||
date
|
||||
cd $NF_DESIGN_DIR/bitfiles
|
||||
mv simple_sume_switch.bit ${P4_PROJECT_NAME}.bit
|
||||
cp $P4_PROJECT_DIR/testdata/config_writes.sh ./
|
||||
|
||||
# Step 13:
|
||||
date
|
||||
cd $NF_DESIGN_DIR/bitfiles/
|
||||
# some scripts are, some scripts aren't executable...
|
||||
chmod u+x $(pwd -P)/program_switch.sh
|
||||
|
|
Loading…
Reference in a new issue