2019-07-23 15:17:53 +02:00
|
|
|
#!/bin/bash
|
|
|
|
|
|
|
|
|
|
#
|
|
|
|
|
# Copyright (c) 2017 Stephen Ibanez
|
|
|
|
|
# All rights reserved.
|
|
|
|
|
#
|
2019-07-23 23:52:28 +02:00
|
|
|
# This software was developed by Stanford University and the University of Cambridge Computer Laboratory
|
2019-07-23 15:17:53 +02:00
|
|
|
# under National Science Foundation under Grant No. CNS-0855268,
|
|
|
|
|
# the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
|
2019-07-23 23:52:28 +02:00
|
|
|
# by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"),
|
2019-07-23 15:17:53 +02:00
|
|
|
# as part of the DARPA MRC research programme.
|
|
|
|
|
#
|
|
|
|
|
# @NETFPGA_LICENSE_HEADER_START@
|
|
|
|
|
#
|
|
|
|
|
# Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
|
|
|
|
|
# license agreements. See the NOTICE file distributed with this work for
|
|
|
|
|
# additional information regarding copyright ownership. NetFPGA licenses this
|
|
|
|
|
# file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
|
|
|
|
|
# "License"); you may not use this file except in compliance with the
|
|
|
|
|
# License. You may obtain a copy of the License at:
|
|
|
|
|
#
|
|
|
|
|
# http://www.netfpga-cic.org
|
|
|
|
|
#
|
|
|
|
|
# Unless required by applicable law or agreed to in writing, Work distributed
|
|
|
|
|
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
|
|
|
|
|
# CONDITIONS OF ANY KIND, either express or implied. See the License for the
|
|
|
|
|
# specific language governing permissions and limitations under the License.
|
|
|
|
|
#
|
|
|
|
|
# @NETFPGA_LICENSE_HEADER_END@
|
|
|
|
|
#
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
# Program the switch with the bit file and then configure the tables
|
2019-07-23 23:52:28 +02:00
|
|
|
${SUME_SDNET}/tools/program_switch.sh minip4.bit config_writes.sh
|
