73 lines
6.7 KiB
Text
73 lines
6.7 KiB
Text
|
+ find -name '*.v' -o -name '*.vp' -o -name '*.sv'
|
||
|
|
+ xargs -I % /opt/Xilinx/Vivado/2018.2/bin/xvlog -sv %
|
||
|
|
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nico/projects/P4-NetFPGA/contrib-projects/sume-sdnet-switch/projects/minip4/nf_sume_sdnet_ip/SimpleSumeSwitch/TopPipe_lvl_0_t.HDL/TopPipe_lvl_0_t.v" into library work
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t
|
||
|
|
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nico/projects/P4-NetFPGA/contrib-projects/sume-sdnet-switch/projects/minip4/nf_sume_sdnet_ip/SimpleSumeSwitch/TopPipe_lvl_0_t.HDL/TopPipe_lvl_0_t.vp" into library work
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_Engine
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_EngineStage_0
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_lookup_table_sec
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_lookup_table_sec_compute_control_nextSection
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_lookup_table_sec_compute_control_increment_offset
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_EngineStage_1
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_do_nothing_0_sec
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_do_nothing_0_sec_compute_control_nextSection
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_do_nothing_0_sec_compute_control_increment_offset
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_send_to_all_ports_0_sec
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_send_to_all_ports_0_sec_compute_sume_metadata_dst_port
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_send_to_all_ports_0_sec_compute_control_nextSection
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_send_to_all_ports_0_sec_compute_control_increment_offset
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_send_to_port1_0_sec
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_send_to_port1_0_sec_compute_sume_metadata_dst_port
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_send_to_port1_0_sec_compute_control_nextSection
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_send_to_port1_0_sec_compute_control_increment_offset
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_swap_eth_addresses_0_sec
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_swap_eth_addresses_0_sec_compute_TopPipe_fl_temp
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_swap_eth_addresses_0_sec_compute_hdr_ethernet_dst_addr
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_swap_eth_addresses_0_sec_compute_hdr_ethernet_src_addr
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_swap_eth_addresses_0_sec_compute_sume_metadata_dst_port
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_swap_eth_addresses_0_sec_compute_control_nextSection
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_swap_eth_addresses_0_sec_compute_control_increment_offset
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_EngineStage_2
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_sink
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_sink_compute_control_nextSection
|
||
|
|
INFO: [VRFC 10-311] analyzing module TopPipe_lvl_0_t_sink_compute_control_increment_offset
|
||
|
|
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nico/projects/P4-NetFPGA/contrib-projects/sume-sdnet-switch/projects/minip4/nf_sume_sdnet_ip/SimpleSumeSwitch/S_SYNCERs.HDL/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.v" into library work
|
||
|
|
INFO: [VRFC 10-311] analyzing module S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser
|
||
|
|
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nico/projects/P4-NetFPGA/contrib-projects/sume-sdnet-switch/projects/minip4/nf_sume_sdnet_ip/SimpleSumeSwitch/S_SYNCERs.HDL/S_SYNCER_for__OUT_.v" into library work
|
||
|
|
INFO: [VRFC 10-311] analyzing module S_SYNCER_for__OUT_
|
||
|
|
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nico/projects/P4-NetFPGA/contrib-projects/sume-sdnet-switch/projects/minip4/nf_sume_sdnet_ip/SimpleSumeSwitch/S_SYNCERs.HDL/S_SYNCER_for_S_SYNCER_for_TopDeparser.v" into library work
|
||
|
|
INFO: [VRFC 10-311] analyzing module S_SYNCER_for_S_SYNCER_for_TopDeparser
|
||
|
|
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nico/projects/P4-NetFPGA/contrib-projects/sume-sdnet-switch/projects/minip4/nf_sume_sdnet_ip/SimpleSumeSwitch/S_SYNCERs.HDL/xpm_fifo.sv" into library work
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_fifo_base
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_fifo_rst
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_counter_updn
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_fifo_reg_vec
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_fifo_reg_bit
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_reg_pipe_bit
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_fifo_sync
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_fifo_async
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_fifo_axis
|
||
|
|
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nico/projects/P4-NetFPGA/contrib-projects/sume-sdnet-switch/projects/minip4/nf_sume_sdnet_ip/SimpleSumeSwitch/S_SYNCERs.HDL/xpm_memory.sv" into library work
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_memory_base
|
||
|
|
INFO: [VRFC 10-311] analyzing module asym_bwe_bb
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
|
||
|
|
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nico/projects/P4-NetFPGA/contrib-projects/sume-sdnet-switch/projects/minip4/nf_sume_sdnet_ip/SimpleSumeSwitch/S_SYNCERs.HDL/xpm_cdc.sv" into library work
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
|
||
|
|
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
|
||
|
|
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nico/projects/P4-NetFPGA/contrib-projects/sume-sdnet-switch/projects/minip4/nf_sume_sdnet_ip/SimpleSumeSwitch/S_SYNCERs.HDL/glbl.v" into library work
|
||
|
|
INFO: [VRFC 10-311] analyzing module glbl
|
||
|
|
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nico/projects/P4-NetFPGA/contrib-projects/sume-sdnet-switch/projects/minip4/nf_sume_sdnet_ip/SimpleSumeSwitch/S_SYNCERs.HDL/S_SYNCER_for_TopDeparser.v" into library work
|
||
|
|
INFO: [VRFC 10-311] analyzing module S_SYNCER_for_TopDeparser
|
||
|
|
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nico/projects/P4-NetFPGA/contrib-projects/sume-sdnet-switch/projects/minip4/nf_sume_sdnet_ip/SimpleSumeSwitch/S_SYNCERs.HDL/S_SYNCER_for_TopParser.v" into library work
|
||
|
|
INFO: [VRFC 10-311] analyzing module S_SYNCER_for_TopParser
|